

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: 69 AMISSIONER FOR PATENTS P.O. Bo. 1450 Alexandia. Virginia 22313-1450

			-	
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/814,074	03/30/2004	Clinton F. Walker	42P18956	5486
8791	7590 09/20/2006		EXAMINER	
BLAKELY SOKOLOFF TAYLOR & ZAFMAN			SPITTLE, MATTHEW D	
SEVENTH	SHIRE BOULEVARD FLOOR		ART UNIT	PAPER NUMBER
LOS ANGELES, CA 90025-1030			2111	
			DATE MAILED: 09/20/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Summary	10/814,074	WALKER ET AL.				
omoc Addon Gammary	Examiner	Art Unit				
The MAILING DATE of this communication ap	Matthew D. Spittle	2111				
Period for Reply	pears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	NATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
,	Responsive to communication(s) filed on <u>30 June 2006</u> .					
· <u>—</u>	,—					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-20 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) Claim(s) is/are allowed. 6) Claim(s) 1-20 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/o	wn from consideration.					
Application Papers						
9) The specification is objected to by the Examina 10) The drawing(s) filed on is/are: a) accomposed and applicant may not request that any objection to the Replacement drawing sheet(s) including the correct of the oath or declaration is objected to by the Examination is objected.	cepted or b) objected to by the drawing(s) be held in abeyance. Section is required if the drawing(s) is ob	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: Certified copies of the priority documents have been received. Certified copies of the priority documents have been received in Application No Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate				

5

10

15

20

25

DETAILED ACTION

Claims 1 – 20 have been examined.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1 – 4, 6 and 7 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Yoo et al. (U.S. 6,834,014).

Regarding claim 1. You et al. describe a memory device, comprising:

An address bus interface (column 4, lines 27 – 29; Figure 4, items 410a, 410b);

An address bus termination circuit that can be enabled or disabled (Figure 4, items enclosed by boxes 420, 440; column 5, line 57 – column 6, line 13);

An address bus termination control signal input (Figure 2; where the input is interpreted as the input to the switches SW3, SW4, SW5, SW6 connected to items CON1, CON2) wherein the address bus terminal control signal input is operable to enable the address bus termination circuit when the address bus termination control signal input is tied to a first voltage level, and wherein the address bus termination control signal input is operable to disable the address bus termination circuit when the address bus termination control signal input is tied to a second voltage level (column 7,

Application/Control Number: 10/814,074

Art Unit: 2111

lines 40 – 44 describe where the control signal CON being at a first voltage level (low level) and the termination resistor being OFF; column 8, lines 5 – 10 describe where the control signal CON is at a second voltage level (high level) and the termination resistor is turned ON).

Page 3

30

35

40

Regarding claim 2, Yoo et al. describe the address bus termination circuit to be enabled if an asserted address bus termination control signal (Figure 2, items CON1, CON2) is received at the address bus termination control signal input (column 7, lines 40 – 44 describe where the control signal CON being at a first voltage level (low level) and the termination resistor being OFF; column 8, lines 5 – 10 describe where the control signal CON is at a second voltage level (high level) and the termination resistor is turned ON).

Regarding claim 3, Yoo et al. describe the address bus termination circuit to be disabled if the address bus termination circuit control signal (Figure 2, items CON1, CON2) is not asserted (column 7, lines 40 – 44 describe where the control signal CON being at a first voltage level (low level) and the termination resistor being OFF; column 8, lines 5 – 10 describe where the control signal CON is at a second voltage level (high level) and the termination resistor is turned ON).

45

Regarding claim 4, Yoo et al. describe wherein the address bus termination control signal (Figure 2, items CON1, CON2) is asserted when at a logically high

Art Unit: 2111

50

voltage level and is not asserted when at a logically low voltage level (column 7, lines 40 – 44 describe where the control signal CON being at a first voltage level (low level) and the termination resistor being OFF; column 8, lines 5 – 10 describe where the control signal CON is at a second voltage level (high level) and the termination resistor is turned ON).

Regarding claim 6, Yoo et al. describe a data bus interface (column 4, lines 27 – 29; Figure 4, items 410a, 410b) and a data bus termination circuit (column 4, lines 27 – 33; column 5, lines 11 – 13).

Regarding claim 7, Yoo et al. describe a data bus termination control signal input, the data bus termination circuit to be enabled in response to an asserted data bus termination control signal (Figure 4, items enclosed by boxes 420, 440; column 5, line 57 – column 6, line 13; Examiner notes that Yoo et al. describe that their invention can be applied to either address busses or data busses; column 4, lines 27 – 33).

* * *

65

60

Claim 1 - 3 and 5 - 7 are rejected under 35 U.S.C. 102(b) as being anticipated by Lewis et al. (U.S. 5,313,595).

Regarding claim 1, Lewis et al. describe a memory module, comprising:

A memory device (Figure 1, item 14) comprising:

An address bus interface (Figure 1, items 24, 26, 28, 36);

An address bus termination circuit that can be enabled or disabled (Figure 3b, item 100; where the enabling is done through the ENABLE/DSCNT pin (104));

An address bus termination control signal input (Figure 3b, item 104), wherein the address bus termination control signal input is operable to enable the address bus termination circuit when the address bus termination control signal input is tied to a first voltage level (interpreted as a logic low level), and wherein the address bus termination control signal input is operable to disable the address bus termination circuit when the address bus termination control signal input is tied to a second voltage level (interpreted as a logic high level; column 6, lines 30 - 34, 41 - 46).

80

70

75

Regarding claim 2, Lewis et al. describe the address bus termination circuit is enabled if an asserted address bus termination control signal is received at the address bus termination control signal input (where asserting may be interpreted as a logic low level; column 6, lines 30 - 34).

85

Regarding claim 3, Lewis et al. describe the address bus termination circuit is disabled if the address bus termination control signal is not asserted (where being not asserted may be interpreted as a logic high signal; column 6, lines 41 – 46).

Art Unit: 2111

90

95

100

110

Regarding claim 5, Lewis et al. describe the address bus termination control signal is asserted when at a logically low voltage level and is not asserted when at a logically high voltage level (column 6, lines 30 - 34, 41 - 46).

Regarding claim 6, Lewis et al. describe wherein each of the plurality of memory devices further includes a data bus interface and a data bus termination circuit (column 4, lines 57 – 64).

Regarding claim 7, Lewis et al. describe a data bus termination control signal input (Figure 3b, item 104), the data bus termination circuit to be enabled in response to an asserted data bus termination control signal (column 6, lines 30 - 34, 41 - 46).

* * *

Claims 8 – 10 and 13 – 18 are rejected under 35 U.S.C. 102(b) as being anticipated by Lewis et al. (U.S. 5,313,595).

Regarding claim 8, Lewis et al. describe a memory module, comprising:

A plurality of memory devices (interpreted as storage devices; Figure 1, items 22, 34) coupled to an address bus (interpreted as a SCSI bus, column 3, lines 10 - 20, which contains address signals, interpreted as SCSI ID's; column 4, lines 57 - 64) in a daisy chain configuration (Figure 1; column 1, lines 8 - 12), each of the plurality of memory devices including:

115

120

125

130

An address bus interface (Figure 1, items 24, 26, 28, 36);

An address bus termination circuit that can be enabled or disabled (Figure 3b, item 100; where the enabling is done through the ENABLE/DSCNT pin (104));

An address bus termination control signal input (Figure 3b, item 104), wherein the address bus termination control signal input is operable to enable the address bus termination circuit when the address bus termination control signal input is tied to a first voltage level (interpreted as a logic low level), and wherein the address bus termination control signal input is operable to disable the address bus termination circuit when the address bus termination control signal input is tied to a second voltage level (interpreted as a logic high level; column 6, lines 30 - 34, 41 - 46).

Regarding claim 9, Lewis et al. describe wherein for each of the plurality of memory devices the address bus termination circuit is enabled if an asserted address bus termination control signal is received at the address bus termination control signal input (where asserting may be interpreted as a logic low level; column 6, lines 30 – 34).

Regarding claim 10, Lewis et al. describe wherein for each of the plurality of memory devices the address bus termination circuit is disabled if the address bus termination control signal is not asserted (where being not asserted may be interpreted as a logic high signal; column 6, lines 41 - 46).

135

140

145

150

Regarding claim 13, Lewis et al. describe wherein for each of the plurality of memory devices the address bus termination control signal is asserted when at a logically low voltage level and is not asserted when at a logically high voltage level (column 6, lines 30 - 34, 41 - 46).

Regarding claim 14, Lewis et al. describe wherein all but the last memory device in the daisy chain configuration has its address bus termination control signal input tied to a positive voltage and the last memory device in the daisy chain configuration has its address bus termination control signal tied to ground (where a positive voltage may be interpreted as a logic high level, and a ground may be interpreted as a logic low level; column 1, lines 32 - 43; column 6, lines 30 - 34, 41 - 46, 47 - 60).

Regarding claim 15, Lewis et al. describe wherein each of the plurality of memory devices further includes a data bus interface and a data bus termination circuit (column 4, lines 57 – 64).

Regarding claim 16, Lewis et al. describe wherein each of the plurality of memory devices further includes a data bus termination control signal input (Figure 3b, item 104), the data bus termination circuit to be enabled in response to an asserted data bus termination control signal (column 6, lines 30 - 34, 41 - 46).

Regarding claim 17, Lewis et al. describe a method comprising:

155

160

165

Connecting in a daisy chain configuration ((Figure 1; column 1, lines 8-12) an address bus (interpreted as a SCSI bus, column 3, lines 10-20, which contains address signals, interpreted as SCSI ID's; column 4, lines 57-64) to a plurality of memory devices ((interpreted as storage devices; Figure 1, items 22, 34) on a memory module (where a module is interpreted as a collection of electronic memory devices; column 3, lines 48-50);

Providing address bus termination circuitry in the plurality of memory devices (Figure 3b, item 100; column 5, lines 46 – 50);

Enabling the address bus termination circuitry of only one of the plurality of memory devices (column 1, lines 32 – 43; column 6, lines 47 – 60; Examiner notes that that the automatic termination circuitry is directed only to the peripheral devices in the storage system (i.e., 14, and not the host adapter (18), which has its own termination circuitry. Therefore, only a single automatic termination circuitry is enabled at any time).

Regarding claim 18, Lewis et al. describe wherein enabling the address bus

termination circuitry of only one of the plurality of memory devices includes enabling the
address bus termination circuitry of the last memory device in the daisy chain
configuration (column 1, lines 32 – 43; column 6, lines 47 – 60).

180

190

195

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lewis et al. (U.S. 5,313,595) in view of Janzen et al. (U.S. 6,538,951).

Regarding claim 4, Lewis et al. teach the address bus termination control signal is asserted when at a logically low voltage level and is not asserted when at a logically high voltage level (column 6, lines 30 - 34, 41 - 46), but fail to describe wherein the control signal is asserted when at a logically high voltage level and is not asserted when at a logically low voltage level.

Janzen et al. teach that it is well known in the art to reverse logic states (column 2, lines 25 – 33) since one permutation may permit a simpler, yet functionally equivalent design.

205

215

220

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to modify the memory device of Lewis et al. to reverse logic states as taught by Janzen et al., and designate the control signal as being asserted when at a logically low level instead of a logic high level. This would have been obvious in order to permit a simpler, yet functionally equivalent design.

* * *

Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yoo et al. (U.S. 6,834,014). in view of Janzen et al. (U.S. 6,538,951).

Regarding claim 5, Yoo et al. fail to teach wherein the address bus termination control signal is asserted when at a logically low voltage level and is not asserted when at a logically high voltage level.

Janzen et al. teach that it is well known in the art to reverse logic states (column 2, lines 25 – 33) since one permutation may permit a simpler, yet functionally equivalent design.

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to modify the memory device of Yoo et al. to reverse logic states as taught by Janzen et al., and designate the control signal as being asserted when at a logically low level instead of a logic high level. This would have been obvious in order to permit a simpler, yet functionally equivalent design.

Art Unit: 2111

* * *

225

230

235

240

Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lewis et al. (U.S. 5,313,595) in view of Janzen et al. (U.S. 6,538,951).

Regarding claim 11, Lewis et al. teach wherein for each of the plurality of memory devices the address bus termination control signal is asserted when at a logically low voltage level and is not asserted when at a logically high voltage level (column 6, lines 30 - 34, 41 - 46), but fail to describe wherein the control signal is asserted when at a logically high voltage level and is not asserted when at a logically low voltage level.

Janzen et al. teach that it is well known in the art to reverse logic states (column 2, lines 25 – 33) since one permutation may permit a simpler, yet functionally equivalent design.

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to modify the memory device of Lewis et al. to reverse logic states as taught by Janzen et al., and designate the control signal as being asserted when at a logically low level instead of a logic high level. This would have been obvious in order to permit a simpler, yet functionally equivalent design.

* * *

245 Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lewis et al. (U.S. 5,313,595) in view of Janzen et al. (U.S. 6,538,951).

Regarding claim 12, Lewis et al. teach wherein all but the last memory device in the daisy chain configuration has its address bus termination control signal input tied to a positive voltage and the last memory device in the daisy chain configuration has its address bus termination control signal tied to ground (where ground may be interpreted as a logic low level and a positive voltage may be interpreted as a logic high level; column 6, lines 30 - 34, 41 - 46), but fail to teach the last memory device having its control signal input tied to a positive voltage, while the rest have their control signal input tied to ground.

Janzen et al. teach that it is well known in the art to reverse logic states (column 2, lines 25 - 33) since one permutation may permit a simpler, yet functionally equivalent design.

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to modify the memory device of Lewis et al. to reverse logic states as taught by Janzen et al., and designate the control signal as being asserted when at a logically low level instead of a logic high level. This would have been obvious in order to permit a simpler, yet functionally equivalent design.

* * *

250

255

260

Application/Control Number: 10/814,074

Art Unit: 2111

Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lewis et al. (U.S. 5,313,595) in view of Janzen et al. (U.S. 6,538,951).

Page 14

Regarding claim 19, Lewis et al. teach wherein enabling the last memory device in the daisy chain configuration includes coupling an address bus termination control pin to ground (where ground may be interpreted as a logic low level; column 6, lines 30 – 34), but fail to teach the control pin coupled to a positive voltage.

Janzen et al. teach that it is well known in the art to reverse logic states (column 2, lines 25 – 33) since one permutation may permit a simpler, yet functionally equivalent design.

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to modify the memory device of Lewis et al. to reverse logic states as taught by Janzen et al., and designate the control signal as being asserted when at a logically low level instead of a logic high level. This would have been obvious in order to permit a simpler, yet functionally equivalent design.

280

285

270

275

Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lewis et al. (U.S. 5,313,595) in view of Janzen et al. (U.S. 6,538,951).

Regarding claim 20, Lewis et al. teach wherein enabling the address bus termination circuitry of only one of the plurality of memory devices includes disabling the address bus termination circuits in all but the last memory device in the daisy chain

Application/Control Number: 10/814,074

Art Unit: 2111

configuration by coupling address bus termination control pins on all but the last memory device to a positive voltage (interpreted as a logic high level; column 6, lines 41 - 60), but fail to teach wherein all but the last memory device in the daisy chain configuration has their address bus termination control signal inputs coupled to ground.

Page 15

Janzen et al. teach that it is well known in the art to reverse logic states (column 2, lines 25 – 33) since one permutation may permit a simpler, yet functionally equivalent design.

295

290

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by applicant to modify the memory device of Lewis et al. to reverse logic states as taught by Janzen et al., and designate the control signal as being asserted when at a logically low level instead of a logic high level. This would have been obvious in order to permit a simpler, yet functionally equivalent design.

300

305

Response to Arguments

Applicant's arguments, filed June 30th, 2006, with respect to the rejection(s) of claim(s) 8 - 20 under 35 USC 102 and 103 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Lewis et al. (U.S. 5,313,595).

In response to Applicant's argument that the active termination signal generators of Yoo are not tied to voltage levels, Examiner notes that Figure 5 and column 6, line 14 - column 7, line 26 discloses the implementation details of the active termination signal

Art Unit: 2111

generator. In the illustration, digital logic gates are shown which are operated using high and low logic signals based on high and low voltages. For example, 5 volts = a logic high, and 0 volts = a logic low in a 5-volt logic system as is commonly known in the logic arts. Therefore, since voltage levels operate the activation terminal signal generator, the control inputs are tied to voltage levels.

315

320

310

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew D. Spittle whose telephone number is (571) 272-2467. The examiner can normally be reached on Monday - Friday, 8 - 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

UPERVISORY PATENT EXAMINER

TECHNOLOGY CENTER 2100

325

330

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

335

MARK H. RINEHART
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100